

FIG. 1




FIG. 2

3/20




FIG. 3




FIG. 4

4/20




FIG. 5





FIG. 6

5/20



PDX<0>=NAND(pdraw\_u<1>, pdraw\_l<1>)  
 PDX<1>=AND(pdraw\_u<2>, pdraw\_l<2>)

PDR<1:0>	PDL<1:0>	Decision
Increase (01)	X	Increase the delay
X	Increase (01)	Increase the delay
Decrease (10)	Decrease (10)	Decrease the delay (Only if the request is repeated for n cycles, n=k* #(scanned banks in one quadrant))
All other cases		Keep the delay constant

FIG. 8




FIG. 9

7/20




FIG. 10

8/20




FIG. 11




FIG. 12




FIG. 13

10/20




FIG. 14

11/20





FIG. 15

12/20



13/20




FIG. 17




FIG. 18

15/20




FIG. 19






FIG. 20

16/20



*FIG. 21*



*FIG. 22*

17/20

Lower Control Bits mux_s<4:0> mux_sp<4:0>					Higher Control Bits mux_sh<3:0> mux_shp<3:0>				cqd, aqd apd	
4	3	2	1	0	3	2	1	0		
X	X	X	X	X	0	0	0	0		
0	0	0	0	0	X	X	X	X		
0	0	0	0	1	0	0	0	0	1	
0	0	0	1	0	0	0	0	0	1	
0	0	1	0	0	0	0	0	0	1	
0	1	0	0	0	0	0	0	0	1	
1	0	0	0	0	0	0	0	0	1	
0	0	0	0	1	0	0	0	1	0	
0	0	0	1	0	0	0	0	1	0	
0	0	1	0	0	0	0	0	1	0	
0	1	0	0	0	0	0	0	0	1	
1	0	0	0	0	0	0	0	0	1	
0	0	0	0	1	0	1	0	0		
0	0	0	1	0	0	0	1	0		
0	0	1	0	0	0	0	1	0		
0	1	0	0	0	0	0	1	0		
1	0	0	0	0	0	0	1	0		
0	0	0	0	1	1	0	0	0		
0	0	0	1	0	1	0	0	0		
0	0	1	0	0	1	0	0	0		
0	1	0	0	0	1	0	0	0		
1	0	0	0	0	1	0	0	0		
0	0	0	0	1	1	0	0	0		
0	0	0	1	0	1	0	0	0		
0	0	1	0	0	1	0	0	0		
0	1	0	0	0	1	0	0	0		
1	0	0	0	0	1	0	0	0		

FIG. 23




FIG. 24

19/20

Lower Control Bits mux_s<4:0> mux_sp<4:0>					Higher Control Bits mux_sh<3:0> mux_shp<3:0>				Clock phase	
4	3	2	1	0	3	2	1	0	Clock phase	
X	X	X	X	X	0	0	0	0	Z	
0	0	0	0	0	X	X	X	X	Z	
0	0	0	0	1	0	0	0	0	In0	
0	0	0	1	0	0	0	0	0	In1	
0	0	1	0	0	0	0	0	0	In2	
0	1	0	0	0	0	0	0	0	In3	
1	0	0	0	0	0	0	0	0	In4	
1	0	0	0	0	0	0	0	1	In5	
0	1	0	0	0	0	0	0	1	In6	
0	0	1	0	0	0	0	0	1	In7	
0	0	0	1	0	0	0	0	1	In8	
0	0	0	0	1	0	0	0	1	In9	
0	0	0	0	1	0	1	0	0	In10	
0	0	0	1	0	0	1	0	0	In11	
0	0	1	0	0	0	1	0	0	In12	
0	1	0	0	0	0	1	0	0	In13	
1	0	0	0	0	0	1	0	0	In14	
1	0	0	0	0	1	0	0	0	In15	
0	1	0	0	0	1	0	0	0	In16	
0	0	1	0	0	1	0	0	0	In17	
0	0	0	1	0	1	0	0	0	In18	
0	0	0	0	1	1	0	0	0	In19	

FIG. 25

20/20




FIG. 26